



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/714,935

11/18/2003

Kazuhiro Maeda

1035-483

3704

23117 7590 11/24/2009  
NIXON & VANDERHYE, PC  
901 NORTH GLEBE ROAD, 11TH FLOOR  
ARLINGTON, VA 22203

EXAMINER

NGUYEN, JIMMY H

ART UNIT

PAPER NUMBER

2629

MAIL DATE

DELIVERY MODE

11/24/2009

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/714,935	<b>Applicant(s)</b> MAEDA ET AL.	
	<b>Examiner</b> JIMMY H. NGUYEN	<b>Art Unit</b> 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 13 October 2009.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 2, 10-12, 14-16, 21 and 29-33 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 2, 10-12, 14-16, 21 and 29-33 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>7/22/09, 8/27/09</u> . | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/13/2009 has been entered. Claims 2, 10-12, 14-16, 21 and 29-33 are currently pending in the application. An action follows below:

#### ***Notice To Applicant***

2. Since Claims 22-28 were cancelled, these claims must have a proper status identifier "Cancelled" instead of "Previously Presented".

#### ***Information Disclosure Statement***

3. The information disclosure statements (IDSs) submitted on 7/22/2009 and 8/27/2009 are being considered by the examiner.

#### ***Claim Rejections - 35 USC § 112***

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 2, 10-12, 14-16, 21 and 29-33 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As to claims 29-33, these claims recite a feature, "the first circuit **is** (i) a processing circuit which uses output of one of the first unit circuits, (ii) a second unit circuit for a second shift register different from the first shift register, **and** (iii) a processing circuit which uses output

Art Unit: 2629

of the second unit circuit of the second shift register” in lines 10-13 of claim 29, lines 11-15 of claim 30, lines 12-16 of claim 31 and lines 17-21 of claim 32, and lines 9-12 of claim 33. Since it is unclear that (1) the first circuit is one of (i), (ii), and (iii), (2) the first circuit comprises (i), (ii), and (iii), or other, it is considered that the invention is not clearly defined.

As to claims 2, 10-12, 14-16 and 21, since these claims depend claim 29, 31, or 32, these claims are therefore rejected for the same reason set forth in claims 29, 31 and 32 above.

6. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

7. Claims 2, 10-12, 14-16, 21 and 29-33 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As to claims 29-33, these claims recite a limitation, “the first circuit is (i) a processing circuit which uses output of one of the first unit circuits, ..., and (iii) a processing circuit which uses output of the second unit circuit of the second shift register” in lines 10-13 of claim 29, lines 11-15 of claim 30, lines 12-16 of claim 31 and lines 17-21 of claim 32, and lines 9-12 of claim 33. Note that the above underlined limitation includes at least the features, “the first circuit is a processing circuit which uses output of the first unit circuit **of a following output stage**” and “the first circuit is a processing circuit which uses output of the second unit circuit of **a following output stage** of the second shift register”, which were not supported in the original disclosure.

Art Unit: 2629

The original disclosure, specifically Fig. 14, discloses, e.g., the “claimed” first circuit (WR1(1), F/F2(1), or WR2(1)) disposed between a first unit circuit of a preceding output stage (F/F1(1)) and a first unit circuit of a following output stage (F/F1(2)) and the “claimed” first circuit being a processing circuit (WR1(1)) which uses output of **the first unit circuit of the immediately preceding output stage (F/F1(1))**. However, the original disclosure does not disclose the “claimed” first circuit being a processing circuit (WR1(1)) which uses output of one of the first unit circuits, such as output of **the first unit circuit of the following output stage (F/F1(2))** or output of any **the first unit circuit, which is not of immediately preceding output stage**. Similarly, the original disclosure, specifically Fig. 14, discloses, e.g., the “claimed” first circuit (WR1(1), F/F2(1), or WR2(1)) disposed between a first unit circuit of a preceding output stage (F/F1(1)) and a first unit circuit of a following output stage (F/F1(2)) and the “claimed” first circuit being a processing circuit (WR2(1)) which uses output of **the second unit circuit of the immediately preceding output stage (F/F2(1))**. However, the original disclosure does not disclose the “claimed” first circuit being a processing circuit (WR2(1)) which uses output of one of the second unit circuits, such as output of **the second unit circuit of the following output stage (F/F2(2), F/F2(3), ..., F/F2(m))** or output of any **the second unit circuit, which is not of immediately preceding output stage**.

Accordingly, these claims recite the above underlined limitation, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As to claims 2, 10-12, 14-16 and 21, since these claims depend claim 29, 31, or 32, these claims are therefore rejected for the same reason set forth in claims 29, 31 and 32 above.

***Claim Rejections - 35 USC § 102***

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

9. Claims 2, 10, 14-16, 21 and 29-33 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Kihara et al. (US 5,889,504), hereinafter Kihara.

As to claims 29-33, Kihara discloses **a display device** (an active matrix LCD; see Fig. 2) comprising:

**a plurality of data signal lines** (data lines D1, D2,...; Fig. 2; col. 4, line 29);

**a plurality of scanning signal lines** (scanning lines G1, G2,...; Fig. 2; col. 4, lines 26-27) intersecting with the data signal lines (Fig. 2);

**pixels** (pixel cells GC; Fig. 2; col. 4, line 42) provided for each pair of the data signal lines and the scanning signal lines (Fig. 2);

**a scanning signal line driving circuit** (a gate driver 2; Fig. 2) for driving the scanning signal lines; and

**a data signal line driving circuit** (a data driver 3; Fig. 2) comprising **a sampling section** (a sampling transistor circuit 4; Fig. 2) for driving a plurality of data signal lines (D1, D2,...) by sampling image data from an image signal according to a selection signal (Fig. 2; col. 5, lines 29-44) sequentially outputted from a shift register block (a shift register circuit 5; Fig. 2), so as to transfer the image data to the data signal lines (col. 5, lines 29-44), and **a shift register block** (a shift register circuit 5; Fig. 2).

Kihara further teaches the **shift register block** (a shift register circuit 5; Fig. 3) comprising:

a system of a **first shift register** (a system including left-shifting normal registers SR1 of the shift register groups 11 of the 1st-system shift register blocks; best seen in Figs. 5A-5B, 6) comprising a plurality of cascade-connected first unit circuits (left-shifting normal registers SR1 of the first shift register groups 11; Figs. 5A-5B, 6) for sequentially propagating a first input signal therethrough in response to a first clock signal (CK1) (Fig. 8; col. 5, line 57 through col. 6, line 23); and

a system of a **second shift register** (a system including left-shifting normal registers SR1 of the second shift register groups 12 of the 2nd-system shift register blocks; best seen in Figs. 5A-5B, 6) comprising a plurality of cascade-connected second unit circuits (left-shifting normal registers SR1 of the second shift register groups 12; see Figs. 5A-5B, 6) for sequentially propagating a second input signal therethrough in response to a second clock signal (CK2) (Fig. 8; col. 5, line 57 through col. 6, line 23); wherein the second unit circuits (SR1 of the second register groups 12) are linearly aligned with the first unit circuits (SR1 of the first register groups 11) and the second unit circuits (SR1 of the second register groups 12), as also being the claimed

Art Unit: 2629

first circuits, are disposed in physical spaces between the first unit circuits (SR1 of the first register groups 11) (see Figs. 4-6).



Regarding to limitation, “the first circuit is (i) a processing circuit which uses output of one of the first unit circuits, (ii) a second unit circuit for a second shift register different from the first shift register, and (iii) a processing circuit which uses output of the second unit circuit of the second shift register” in lines 10-13 of claim 29, lines 11-15 of claim 30, lines 12-16 of claim 31 and lines 17-21 of claim 32, and lines 9-12 of claim 33, Kihara teaches that the **current** second unit circuit (left-shifting normal registers SR1 of the second shift register groups 12; see Figs. 5A-5B, 6), **as the claimed first circuit or the claimed processing circuit**, uses output of the **next right** second unit circuit (the next left-shifting normal registers SR1 of the second shift register groups 12 on the right; see Figs. 5A-5B, 6) for a second shift register different from the first shift register.

Regarding to the limitation, “signal paths for the first and second shift registers are provided separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” of these claims (note that the above underlined limitation does not require **ALL** signal paths for the first shift register and **ALL** signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, i.e., only requires one of the signal paths for the first shift register and one of the signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers), Kihara discloses that the signal paths (the paths connecting the left-shifting normal register SR1 to the next left-shifting

Art Unit: 2629

normal register of the first shift register groups 11; see the below annotated Fig. 5B) for the first shift registers (left-shifting normal registers SR1 of the first shift register groups 11; Figs. 5A-5B, 6) are provided on the **bottom** of the circuit alignment of the unit circuits of the first and second shift registers (Fig. 5A, 5B) and the (output) signal paths for the second shift registers (left-shifting normal registers SR1 of the second shift register groups 12; see the below annotated Fig. 6) are provided on the **top** of a circuit alignment of the unit circuits of the first and second shift registers (see the below annotated Fig. 6).

Accordingly, all limitations of these claims are read in the Kihara reference.



Further, as an alternative, assuming that Kihara does not teach the claimed limitation, “signal paths for the first and second shift registers are provided separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” of claims 29-33.

However, since (i) Applicant has disclosed that the signal paths for the first and second shift registers are provided separately for each of the first and second shift registers **either on the same side** (see embodiments corresponding to Figs. 1 and 10-12) **or on respective sides** (see embodiments corresponding to Figs. 13-14) of a circuit alignment of the first and second unit circuits of the first and second shift registers and (ii) one of ordinary skill in the art would have expected Applicant's invention to have the same size of the frame of the display device either with the signal paths for the first and second shift registers being provided separately for each of the first and second shift registers **on the same side** of a circuit alignment of the first and second unit circuits of the first and second shift registers (as shown in Fig. 12) or with the signal paths for the first and second shift registers being provided separately for each of the first and second shift registers **on the respective sides** of a circuit alignment of the first and second unit circuits of the first and second shift registers (as shown in Fig. 14), a such modification would have involved a mere change in the location of the signal paths for the first shift register and the second shift register. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention was made to locate the signal paths for the first and second shift registers separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, as desired, since a such modification would have involved a mere change in the location of the signal paths

Art Unit: 2629

for the first shift register and the second shift register. Further, a change in location is generally recognized as being within the level of ordinary skill in the art, see **In re Japikse, 86 USPQ 70 (CCPA 1950)**. Therefore, it would have been obvious to a person of ordinary skill in this art to modify the Kihara reference to obtain the invention as specified in claims above.

As to claim 2, Kihara discloses the first unit circuits (left-shifting normal registers SR1 of the first shift register groups 11; Figs. 5A-5B, 6), each comprising a flipflop circuit constituted by inverter circuits (90-92) (Fig. 8).

As to claim 10, Kihara discloses the sampling section (4) simultaneously carrying out sampling of image data of divided image signals which are generated by dividing the image signal according to an alignment order of the data signal lines (col. 5, lines 29-44).

As to claims 14-15, Kihara teaches the data signal line driving circuit 3) and the scanning signal line driving circuit (2) formed on a substrate on which the pixels are formed (see Fig. 2; col. 4, lines 21-25); the pixels, the data signal line driving circuit, and the scanning signal line driving circuit including active elements (TFTs), respectively, each of which is made of a polysilicon thin film transistor (see col. 10, line 62 through col. 11, line 15).

As to claim 16, Kihara teaches the active elements formed on a glass substrate at a process temperature of about 550°C, i.e., not more than 600°C (see at least col. 12, line 58 through col. 13, line 3).

As to claim 21, Kihara discloses the first unit circuits for the first shift register disposed linearly with the first circuit (see Figs. 4-6).

Art Unit: 2629

10. Claims 2, 10, 12, 14-16, 21 and 29-33 are rejected under 35 U.S.C. 102(e) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Azami (US 6,702,407 B2).

As to claims 2, 10 and 29-33, Azami discloses **a display device** (an active matrix image display device; see col. 6, line 52 and Fig. 30), comprising:

**a plurality of data signal lines** (source signal lines 104/SL; see Fig. 30; col. 1, line 35; col. 7, line 37);

**a plurality of scanning signal lines** (gate signal lines 105; see Fig. 30; col. 1, line 36) intersecting with the data signal lines (104/SL); pixels (Fig. 30, col. 1, line 39) provided for each pair of the data signal lines and the scanning signal lines;

**a scanning signal line driving circuit** (a gate signal line driving circuit 102; see Fig. 30; col. 1, line 31) for driving the scanning signal lines; and

**a data signal line driving circuit** (a source signal line driving circuit 101; see Figs. 3 and 30; col. 1, line 30) comprising **a sampling section** (a section including first and second latch portions, P/S conversion circuits, D/A conversion circuit, and a source line selecting circuits; see Fig. 3) for driving a plurality of data signal lines (SL) by sampling image data from an image signal according to a selection signal (output of a FF; see Fig. 3) sequentially outputted from a shift register block (a shift register portion; see Fig. 3), so as to transfer the image data to the data signal lines, and **a shift register block** (a shift register portion).

Azami further teaches the **shift register block** (a shift register portion; see Fig. 3) comprising a **first shift register** (a first shift register comprising, e.g., first 4 flipflop (FF) circuits; see Fig. 3) and **a second shift register** (a second shift register comprising next 4 FF

Art Unit: 2629

circuits and inverters and NAND gates and their connections associated with the first four FF circuits; see Fig. 3).

Azami teaches the first shift register comprising **4 first unit circuits** (4 FF circuits) spaced-apart cascade-connected; outputting an input signal (a start pulse SP; see Fig. 3) in response to a clock signal (CLK; see Fig. 3, col. 6, lines 64-67); and sequentially outputting a selection signal from output-stages comprised of the unit circuits (see Fig. 3, col. 6, lines 64-67). Azami further teaches the first unit circuits (FF circuits) of the first shift register being linearly disposed so that physical spaces are provided between adjacent pairs of the unit circuits (see Fig. 3).

Azami further teaches that a first circuit (each circuit including an inverter, an NAND, and their connections; see Fig. 3), which is not one of the first unit circuits of the first shift register, is disposed in the physical space between a first unit circuit of a preceding output stage and a first unit circuit of a following output stage (see Fig. 3).


Azami further teaches the first circuit is a processing circuit which uses output of one of the first unit circuits (Fig. 3).

Regarding to the limitation, “signal paths for the first and second shift registers are provided separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” of these claims (note that the above underlined limitation does not require **ALL** signal paths for the first shift register and **ALL** signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, i.e., only requires one of the signal paths for the first shift register and one of the signal

Art Unit: 2629

paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers), Azami teaches the signal paths for the first shift register (paths for transmitting clock signals to each FF circuit of the first shift register; see the below annotated Fig. 3) provided on the **top side** of a circuit alignment of the unit circuits of the first and second shift registers and the signal paths for the second shift register (paths for transmitting the output signals from the inverters and NAND gates to the first latch portion; see the below annotated Fig. 3) provided on the **bottom side** of a circuit alignment of the unit circuits of the first and second shift registers (see the below annotated Fig. 3).

Accordingly, all limitations of these claims are read in the Azami reference.



Further, as an alternative, assuming that Azami does not teach the claimed limitation, “signal paths for the first and second shift registers are provided separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” of claims 29-33.

However, since (i) Applicant has disclosed that the signal paths for the first and second shift registers are provided separately for each of the first and second shift registers **either on the same side** (see embodiments corresponding to Figs. 1 and 10-12) **or on respective sides** (see embodiments corresponding to Figs. 13-14) of a circuit alignment of the first and second unit circuits of the first and second shift registers and (ii) one of ordinary skill in the art would have expected Applicant's invention to have the same size of the frame of the display device either with the signal paths for the first and second shift registers being provided separately for each of the first and second shift registers **on the same side** of a circuit alignment of the first and second unit circuits of the first and second shift registers (as shown in Fig. 12) or with the signal paths for the first and second shift registers being provided separately for each of the first and second shift registers **on the respective sides** of a circuit alignment of the first and second unit circuits of the first and second shift registers (as shown in Fig. 14), a such modification would have involved a mere change in the location of the signal paths for the first shift register and the second shift register. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention was made to locate the signal paths for the first and second shift registers separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, as desired, since a such modification would have involved a mere change in the location of the signal paths for the first shift register and the second shift register. Further, a change in location is generally recognized as being within the level of ordinary skill in the art, see **In re Japikse, 86 USPO 70 (CCPA 1950)**. Therefore, it would have been obvious to a person of ordinary skill in this art to modify the Azami reference to obtain the invention as specified in claims above.

As to claim 12, Azami teaches the image signal being digital signal (DR0-DR2, DG0-DG2 and DB0-DB2; see Fig. 3; col. 7, lines 10-14) and the first circuit (a circuit including an inverter, an NAND, and their connections; see Fig. 3) comprising an output circuit, which use outputs of the unit circuits of the first shift register (see Fig. 3).

As to claims 14-15, Azami teaches the data signal line driving circuit and the scanning signal line driving circuit formed on a substrate on which the pixels are formed (see col. 10, lines 33-42); the pixels, the data signal line driving circuit, and the scanning signal line driving circuit including active elements (TFTs), respectively, each of which is made of a polysilicon thin film transistor (see col. 10, lines 33-42 and col. 15, lines 6-27).

As to claim 16, Azami teaches the active elements formed on a glass substrate at a process temperature of not more than 600°C (see at least at col. 10, line 56 through col. 67; col. 11, lines 39-46; col. 15, lines 21-27).

As to claim 21, Azami teaches the unit circuits (first four flip-flop (FF) circuits; Fig. 3), for the first shift register, disposed linearly with the first circuit or the circuits other than the unit circuits of the first shift register (Fig. 3).

11. Claims 2, 10, 14-16, 21 and 29-33 are rejected under 35 U.S.C. 102(e) as being anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over by Washio et al. (US 6,724,361 B1), hereinafter Washio.

As to claims 2, 10 and 29-33, Washio discloses **a display device** (an image display device **11**; see Fig. 2; col. 10, line 4), comprising **a plurality of data signal lines** (data signal lines SL1-SL<sub>n</sub>; see Fig. 2; col. 10, line 11); **a plurality of scanning signal lines** (scanning signal

Art Unit: 2629

lines GL1-GLn; see Fig. 20; col. 10, lines 8-9) intersecting with the data signal lines (SL); pixels (16) (see Fig. 2, col. 10, line 12) provided for each pair of the data signal lines and the scanning signal lines; **a scanning signal line driving circuit** (a gate signal line driving circuit 13; see Fig. 2; col. 10, line 19) for driving the scanning signal lines; and **a data signal line driving circuit** (a data signal line driving circuit 14; see Fig. 2; col. 10, line 29) comprising **a sampling section** (18) (see Fig. 2) for driving a plurality of data signal lines (SL) by sampling image data from an image signal according to a selection signal (output of a FF; see Fig. 3) sequentially outputted from **a shift register block** (a shift register 1/27; see Figs. 2 and 11), so as to transfer the image data to the data signal lines, and a shift register block (1/27) (see col. 10, lines 28-38).

Washio further teaches the **shift register block** (27) comprising a **first shift register** (a first shift register comprising, e.g., first 4 flipflops (FFs) 23; see Fig. 11) and **a second shift register** (a second shift register comprising next 4 FFs 23 and inverters 24 associated with the first four FF circuits; see Fig. 11).

Washio teaches the first shift register comprising **4 first unit circuits** (4 FFs 23) spaced-apart cascade-connected; outputting an input signal (a signal inputted in S terminal of the first FF 23; see Fig. 11) in response to a clock signal (SCK/SCKB; see Fig. 11, col. 12, lines 55-67); and sequentially outputting a selection signal from output-stages comprised of the unit circuits (23) (see Fig. 11, col. 15, line 59 through col. 16, line 21). Washio further teaches the first unit circuits (FFs 23) of the first shift register being linearly disposed so that physical spaces are provided between adjacent pairs of the unit circuits (23) of the first shift register (see Fig. 11). Washio further teaches **first circuit** (each circuit including an inverter 24 and its connections; see Fig. 11) different from the first unit circuits (23) of the first shift register, disposed in the

physical spaces between adjacent unit circuits (23), and having outputs, which are not supplied to any of the unit circuits (23) of the first shift register (see Fig. 11).

Washio further teaches that a first circuit (each circuit including an inverter 24 and its connections; see Fig. 11), which is not one of the first unit circuits of the first shift register, is disposed in the physical space between a first unit circuit of a preceding output stage and a first unit circuit of a following output stage (see Fig. 11).


Washio further teaches the first circuit is a processing circuit which uses output of one of the first unit circuits (Fig. 11).

Regarding to the limitation, “signal paths for the first and second shift registers are provided separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” of these claims (note that the above underlined limitation does not require **ALL** signal paths for the first shift register and **ALL** signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, i.e., only requires one of the signal paths for the first shift register and one of the signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers), Washio teaches the **signal paths** for the first shift register (paths for transmitting set signals to Sbar terminals to the first four FFs 23 or output signals Q from the first four FFs 23; see the below annotated Fig. 11) provided on the **top side** of a circuit alignment of the unit circuits of the first and second shift registers and **signal paths** for the second shift register (paths for transmitting the reset signals R to the R terminal of the next 4 FFs of the second shift register; see the below annotated Fig. 11)

Art Unit: 2629

provided on the **bottom side** of a circuit alignment of the unit circuits of the first and second shift registers (see the below annotated Fig. 11).

Accordingly, all limitations of these claims are read in the Washio reference.



Further, as an alternative, assuming that Washio does not teach the claimed limitation, “signal paths for the first and second shift registers are provided separately for each of the first

Art Unit: 2629

and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” of claims 29-33.

However, since (i) Applicant has disclosed that the signal paths for the first and second shift registers are provided separately for each of the first and second shift registers **either on the same side** (see embodiments corresponding to Figs. 1 and 10-12) **or on respective sides** (see embodiments corresponding to Figs. 13-14) of a circuit alignment of the first and second unit circuits of the first and second shift registers and (ii) one of ordinary skill in the art would have expected Applicant’s invention to have the same size of the frame of the display device either with the signal paths for the first and second shift registers being provided separately for each of the first and second shift registers **on the same side** of a circuit alignment of the first and second unit circuits of the first and second shift registers (as shown in Fig. 12) or with the signal paths for the first and second shift registers being provided separately for each of the first and second shift registers **on the respective sides** of a circuit alignment of the first and second unit circuits of the first and second shift registers (as shown in Fig. 14), a such modification would have involved a mere change in the location of the signal paths for the first shift register and the second shift register. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention was made to locate the signal paths for the first and second shift registers separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, as desired, since a such modification would have involved a mere change in the location of the signal paths for the first shift register and the second shift register. Further, a change in location is generally recognized as being within the level of ordinary skill in the art, see **In re Japikse, 86 USPQ 70**

Art Unit: 2629

**(CCPA 1950)**. Therefore, it would have been obvious to a person of ordinary skill in this art to modify the Washio reference to obtain the invention as specified in claims above.

As to claims 14-15, Washio teaches the data signal line driving circuit and the scanning signal line driving circuit formed on a substrate on which the pixels are formed (see col. 38, lines 20-22; col. 41, lines 1-4); the pixels, the data signal line driving circuit, and the scanning signal line driving circuit including active elements (TFTs), respectively, each of which is made of a polysilicon thin film transistor (see col. 17, lines 37-43).

As to claim 16, Washio teaches the active elements formed on a glass substrate at a process temperature of not more than 600°C (see at least at col. 18, lines 31-42; col. 21, lines 27-36; and col. 41, lines 5-9).

As to claim 21, Washio teaches the unit circuits (first four flip-flops (FFs) 23; Fig. 11), for the first shift register, disposed linearly with the first circuit or the circuits other than the unit circuits of the first shift register (Fig. 11).

### ***Claim Rejections - 35 USC § 103***

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Azami.

As to claim 11, Azami teaches that the circuit (a circuit including an inverter, an NAND, and their connections; see Fig. 3) different from the unit circuits comprises a waveform shaping

Art Unit: 2629

circuit, a buffer circuit, or a sampling circuit, which uses outputs of the unit circuits (see Fig. 3).

Azami further teach the driving system of the source signal line driving circuit including an analog system and a digital system (see col. 1, lines 43-47); therefore, while Azami does not exemplify that the image data being an analog image data, but it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify the source signal line driving circuit of Azami to drive an analog image data since the image data can be represented by either one of them and it would not bring any unexpected result.

#### ***Response to Arguments***

14. Applicant's arguments filed 10/13/2009 have been fully considered but they are not fully persuasive.

With respect to the objections to claim 21-25 and 33 in the Office Action dated 6/10/2009, these objections are hereby withdrawn in light of the cancellation to claims 22-25 and the amendment to claims 21 and 33.

With respect to the rejections to claims 2 and 18 in the Office action dated 6/10/2009, these rejections are hereby withdrawn in light of the amendment to claim 2 and the cancellation to claim 18.

With respect to the rejection under 35 USC 112, first paragraph, to claims 29-33 in the Office Action dated 6/10/2009, Applicant has amended these claims and argued that claims 29-33 supported by the original disclosure (see pages 10-12 of the amendment). Examiner directs the Applicant to the new discussion in the above rejection.

With respect to the rejections under 35 USC 102 as being anticipated by Kihara, Azami, or Washio, to independent claims 29-33 in the Office Action dated 6/10/2009, Applicant argues

Art Unit: 2629

that none of Kihara, Azami, and Washio discloses the “claimed” limitation, “signal paths for the first and second shift registers are provided separately for each of the first and second shift registers on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers” (see pages 12-15 of the amendment filed 10/13/2009). Applicant seems to argue that the above underlined limitation requires **ALL** signal paths for the first shift register and **ALL** signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers. Examiner disagrees and note that the above underlined limitation does not require **ALL** signal paths for the first shift register and **ALL** signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers, i.e., only requires one of the signal paths for the first shift register and one of the signal paths for the second register are provided separately on respective sides of a circuit alignment of the first and second unit circuits of the first and second shift registers (see the above rejections).

### ***Conclusion***

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JIMMY H. NGUYEN whose telephone number is (571)272-7675. The examiner can normally be reached on Monday - Friday, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached at 571-272-7681. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Jimmy H Nguyen/

Primary Examiner, Art Unit 2629